

AMENDMENTS TO THE CLAIMS

Claim 1 (Canceled)

2. (Currently Amended) ~~The method of claim 1, further comprising~~

A method of synthesizing a register transfer level (RTL) based design of a system comprising the steps of:

determining a plurality of sub-modules of a top level system;

determining individual time budgets for each sub-module based on timing requirements of the top-level system;


→ synthesizing gate-level designs of the sub-modules based on the determined time budgets for the individual sub-modules;

C! → testing the gate-level designs for conformance with gate-level design requirements of the individual sub-modules, then integrating the gate-level designs of the individual sub-modules to form a top level design;

testing the top-level design for conformance with top-level design requirements;

generating a top-level netlist when the top-level design conforms to the top-level design requirements; and

→ generating gate-level netlists for the gate-level designs of each of the sub-modules.



3. (Original) The method of claim 2, wherein the step of integrating the gate-level designs includes integrating the gate-level netlists of the sub-modules.

Claim 4 (Canceled)

5. (Currently Amended) The method of claim [[1]] 2, wherein testing the gate-level designs includes performing static timing analysis on the individual sub-modules for conformance with timing requirements for the individual sub-blocks.

6. (Original) The method of claim 5, wherein the gate-level netlists are generated for the sub-modules only if the timing requirements for the individual sub-modules are met.

7. (Previously Presented) The method of claim 6, wherein the step of synthesizing is re-performed and the gate-level designs are re-tested in an iterative manner to verify conformance of the gate-level designs with the timing requirements of the individual sub-modules.

8. (Original) The method of claim 7, wherein the step of synthesizing is further based on wire loads and input/output loads/drivers.

9. (Original) The method of claim 8, wherein the step of verifying conformance of the gate-level designs includes performing dynamic simulations on the gate-level designs.

10. (Previously Presented) A method of synthesizing a register transfer level (RTL) based design of a system comprising the steps of:

determining sub-modules of a top level system;

determining individual time budgets for each sub-module based on timing requirements of the top-level system

synthesizing gate-level designs of the sub-module based on the determined time budgets for the individual sub-modules;

integrating the gate-level designs of the individual sub-modules to form a top level design;

testing the top-level design for conformance with top-level design requirements;

generating gate-level netlists for the gate-level designs of each of the sub-modules; and

generating a top-level netlist when the top-level design conforms to the top-level design requirements.

11. (Previously Presented) The method of claim 10, wherein the step of integrating the gate-level designs includes integrating the gate-level netlists of the sub-modules.

C' 12. (Previously Presented) The method of claim 11, further comprising testing the gate-level designs for conformance with gate-level design requirements of the individual sub-modules prior to integrating the gate-level designs to form the top-level design.

13. (Previously Presented) The method of claim 12, wherein testing the gate-level designs include performing static timing analysis on the individual sub-modules for conformance with timing requirements for the individual sub-blocks.

14. (Previously Presented) The method of claim 13, wherein the gate-level netlists are generated for the sub-modules only if the timing requirements for the individual sub-modules are met.

15. (Previously Presented) The method of claim 14, wherein the step of synthesizing is re-performed and the gate-level designs are re-tested in an iterative manner for verifying conformance of the gate-level designs with the timing requirements of the individual sub-modules.

16. (Previously Presented) The method of claim 15, wherein the step of synthesizing gate-level designs is further based on wire loads and input/output loads/drivers.

C 17. (Previously Presented) The method of claim 16, wherein the step of verifying conformance of the gate-level designs includes performing dynamic simulations on the gate-level designs.

---